



Features

- Enhancement mode
- Very Low on-resistance
- VitoMOS® II Technology
- 100% Avalanche test

V_{DS}	60	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	5.5	$\text{m}\Omega$
I_D	68	A

PDFN3333

Halogen-Free

Part ID	Package Type	Marking	Packing
VSE007N06HS-G	PDFN3333	07N06H	5000PCS/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	60	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	88	mJ
P_D	Maximum power dissipation	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3	3.6	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	42	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	60	--	--	V
IDSS	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$)	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$	--	--	100	μA
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	± 100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.6	3.2	3.7	V
RDS(on)	Drain-Source On-State Resistance ④	$V_{GS}=10\text{V}, I_D=30\text{A}$	--	5.5	7	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$	--	6.4	--	$\text{m}\Omega$

Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)

Ciss	Input Capacitance	$V_{DS}=30\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	1280	1705	2270	pF
Coss	Output Capacitance		710	945	1260	pF
Crss	Reverse Transfer Capacitance		25	35	50	pF
Rg	Gate Resistance	f=1MHz	0.1	1.2	5	Ω
Qg	Total Gate Charge	$V_{DS}=30\text{V}, I_D=30\text{A}, V_{GS}=10\text{V}$	--	26.5	35	nC
Qgs	Gate-Source Charge		--	9.3	12.4	nC
Qgd	Gate-Drain Charge		--	6.3	9.5	nC

Switching Characteristics

Td(on)	Turn-on Delay Time	$V_{DD}=30\text{V}, I_D=30\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	10.6	--	ns
Tr	Turn-on Rise Time		--	58	--	ns
Td(off)	Turn-Off Delay Time		--	17.4	--	ns
Tf	Turn-Off Fall Time		--	10.6	--	ns

Source- Drain Diode Characteristics@ $T_j= 25^\circ\text{C}$ (unless otherwise stated)

VSD	Forward on voltage	$I_{SD}=30\text{A}, V_{GS}=0\text{V}$	--	0.8	1.2	V
Trr	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{SD}=30\text{A}, V_{GS}=0\text{V}$	--	20	40	ns
		$dI/dt=100\text{A}/\mu\text{s}$	--	6.1	12.2	nC

NOTE: ① Repetitive rating; pulse width limited by max junction temperature.

② Limited by T_{Jmax} , starting $T_j = 25^\circ\text{C}$, $L = 0.1\text{mH}$, $R_g = 25\Omega$, $I_{AS} = 42\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value

③ The power dissipation P_{DSM} is based on R_{GJA} and the maximum allowed junction temperature of 150°C .

④ Pulse width $\leq 380\mu\text{s}$; duty cycles $\leq 2\%$.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms

Marking Information1st line: Vergiga Code (Vs)2nd line: Part Number (07N06H)3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN3333 Package Outline Data



Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.7	0.75	0.8
b	0.25	0.3	0.35
C	0.1	0.15	0.25
D	3.25	3.35	3.45
D1	3	3.1	3.2
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.2	3.3	3.4
E1	3	3.15	3.2
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.3	0.39	0.5
L	0.3	0.4	0.5
L1	--	0.13	--
θ	--	10°	12°
M	*	*	0.15
* Not specified			

Notes:

- Follow JEDEC MO-240 variation CA.
- Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com